CERTIFICATE OF MAILING BY "EXPRESS MAIL"

Express Mail Label No.: EL624680043US

Date of Deposit: 1/7/2002

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. § 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington,

D.C. 20231.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application for:

Steven Teig

Serial No.:

Filing Date:

For:

METHOD AND APPARATUS FOR

PRE-COMPUTING ROUTES

Examiner: <not assigned yet>

Group Art Unit: <not assigned yet>

PRELIMINARY AMENDMENT

Assistant Commissioner of Patents and Trademarks Washington, D.C. 20231

Sir:

This Preliminary Amendments is concurrently filed with the above-entitled application, which is a continuation application of a presently pending application entitled "Routing Method and Apparatus that Utilize Diagonal Routes," filed on December 7, 2001, and having serial number 10/013,819. Applicants respectfully request that claims 1-26 be canceled (pursuant to the amendment below) before calculation of the filing fee.

Please amend the application as follows:

IN THE TITLE

Please replace the current title, "ROUTING METHOD AND APPARATUS

THAT UTILIZE DIAGONAL ROUTES," with "METHOD AND APPARATUS FOR

PRE-COMPUTING ROUTES."

IN THE SPECIFICATION

Please delete the "Claim of Benefit to Prior Application" on page 1, lines 1-11, and insert therein a new Claim of Benefit to Prior Applications as follows:

--CLAIM OF BENEFIT TO PRIOR APPLICATIONS

This application is a continuation application of United States Patent Application entitled "Routing Method and Apparatus that Utilizes Diagonal Routes," filed on December 7, 2001, and having serial number 10/013,819. This patent application also claims the benefit of the earlier-filed U.S. Provisional Patent Application entitled "Method and Apparatus that Utilize Diagonal Routes", having serial number 60/325,748, and filed 1/19/2001; U.S. Provisional Patent Application entitled "Routing Method and Apparatus", having serial number 60/314,580, and filed 8/23/2000; and U.S. Provisional Patent Application entitled "Routing Method and Apparatus", having serial number 60/337,504, and filed 12/6/2001--

Please delete the "Field of the Invention" on page 1, lines 10-12, and insert therein a new Field of the Invention as follows:

--FIELD OF THE INVENTION

The invention provides method and apparatus for pre-computing routes.--

On page 5, lines 1-8, please delete the "Summary of the Invention", and insert therein a new Summary of the Invention as follows:

--SUMMARY OF THE INVENTION

Some embodiments provide a method of pre-computing routes for nets in a region of an integrated circuit ("IC") layout. The method initially defines a set of partitioning lines for partitioning the region into a plurality of sub-regions during a routing operation. For a particular set of potential sub-regions, the method then identifies a set of routes that traverse the particular set of potential sub-regions, where at least one of the identified routes has at least one diagonal edge. The method then stores the identified routes.--

IN THE CLAIMS

Please cancel claims 1-26.

Please add the following claims 27-45.

MA -- 3 -- Docket No.:SPLX.P0044

- 27. A method of pre-computing routes for nets in a region of an integrated circuit ("IC") layout, the method comprising:
- a) defining a set of partitioning lines for partitioning the region into a plurality of sub-regions during a routing operation;
- b) for a set of potential sub-regions, identifying a set of routes that traverse the potential set of sub-regions, wherein at least one of the routes has at least one diagonal edge; and
 - c) storing the identified routes.
- 28. The method of claim 27, wherein a plurality of paths exist between the sub-regions defined by the set of partitioning lines, wherein a plurality of the paths are diagonal paths, wherein at least one of the routes traverses some of the diagonal paths.
- 29. The method of claim 28 wherein identifying the routes comprises identifying the paths between the sub-regions used by each route.
- 30. The method of claim 29, wherein a plurality of the paths are Manhattan paths, wherein at least one of the routes traverses some of the Manhattan paths.
- 31. The method of claim 27, wherein a plurality of edges exist between the sub-regions defined by the set of partitioning lines, wherein a plurality of the edges between the sub-regions are diagonal edges, wherein at least one of the routes intersects at least one of the diagonal edges.

MA -- 4 -- Docket No.:SPLX.P0044

- 32. The method of claim 31, wherein identifying the routes comprises identifying the edges between the sub-regions intersected by each route.
- 33. The method of claim 32, wherein a plurality of the edges between the subregions are Manhattan edges, wherein at least one of the routes intersects at least one of the Manhattan edges.
 - 34. The method of claim 33 further comprising:
- a) for each particular set of potential sub-regions from a group of potential-sub-region sets, identifying a set of routes that traverse the particular set of potential sub-regions, wherein some of the routes have diagonal edges; and
 - b) storing the identified routes.
- 35. The method of claim 34, wherein the group of sets includes all possible sets of sub-regions including sets with zero or one sub-region, wherein the identified sets of routes for sets of sub-regions with zero or one sub-region are empty.
- 36. The method of claim 34, wherein the group of sets includes all combinations of two or more sub-regions.
- 37. For a router that uses a set of partitioning lines to partition an integrated-circuit ("IC") layout region into a plurality of sub-regions, wherein a plurality of routing paths exist between the sub-regions, a method of pre-computing routes for connecting said sub-regions, the method comprising:

MA -- 5 -- Docket No.:SPLX.P0044

for each particular combination of two or more sub-regions, identifying at least one route for connecting the particular combination of said sub-regions;

identifying the routing paths used by each identified route, wherein some of the identified routing paths are diagonal; and

storing the identified routing paths for each identified routes in a storage structure.

- 38. The method of claim 37, wherein some of the routing paths are horizontal.
- 39. The method of claim 37, wherein some of the routing paths are Manhattan.
- 40. The method of claim 39, wherein the Manhattan routing paths are defined with respect to a first grid, and wherein the diagonal routing paths are defined with respect to a second grid.
- 41. The method of claim 37, wherein the set of partitioning lines includes intersecting lines that form a partitioning grid.
- 42. For a router that uses a set of partitioning lines, that define a plurality of slots, to partition an integrated-circuit ("IC") layout region into a plurality of sub-regions corresponding to said slots, wherein a plurality of edges exist between said slots, a method of pre-computing routes for connecting said sub-regions, the method comprising:

for each particular combination of at least two of said slots,

MA -- 6 -- Docket No.:SPLX.P0044

identifying at least one routing graph for connecting the particular combination of said slots;

identifying the edges intersected by each routing graph identified for the particular combination of said slots,

wherein some of the identified edges are diagonal; and

storing the identified edges for each routing graph identified for the particular combination of said slots in a storage structure.

- The method of claim 42, wherein some of the edges are horizontal. 43.
- The method of claim 42, wherein some of the edges are Manhattan. 44.
- The method of claim 44, wherein the Manhattan edges are defined with 45. respect to a first grid, and wherein the diagonal edges are defined with respect to a second grid.

IN THE ABSTRACT

On page 175, lines 1-8, please delete the "Abstract of the Invention", and insert therein a new Abstract of the Invention as follows:

-- ABSTRACT OF THE INVENTION

Some embodiments provide a method of pre-computing routes for nets in a region of an integrated circuit ("IC") layout. The method initially defines a set of partitioning lines for partitioning the region into a plurality of sub-regions during a routing operation. For a particular set of potential sub-regions, the method then identifies a set of routes that traverse the particular set of potential sub-regions, where at least one of the identified routes has at least one diagonal edge. The method then stores the identified routes.--

REMARKS

This Preliminary Amendments is concurrently filed with the above-entitled application, which is a continuation application of a presently pending application entitled "Routing Method and Apparatus that Utilizes Diagonal Routes," filed on December 7, 2001, and having serial number 10/013,819. In this Preliminary Amendment, Applicants have changed the title of this application, inserted a reference to the related parent application, canceled claims 1-26, added claims 27-45, and replaced the

Summary and Abstract. Accordingly, claims 27-45 are currently pending in this application.

Respectfully submitted,

STATTLER, JOHANSEN & ADELI LLP

Mani Adeli

Reg. No. 39,585

Stattler, Johansen & Adeli LLP

P.O. Box 51860

Palo Alto, CA 94303-0728 Phone: (650) 934-0470 x102

(650) 934-0475 Fax: